|  |  |  |
| --- | --- | --- |
| Дијаграм тока  микрооперација | Дијаграм тока  управљачких сигнала | Секвенца управљачких сигнала |
| INTR  **INTR**  0  1 | INTR  **INTR**  0  1 | Step00  br(if notINTR then step00) |
| prekid  0  1 | prekid  0  1 | Step01  br(if notprekid then step11) |
| MAR15..0 <= SP15..0  MDR7..0 <= PC15..8  SP15..0 <= SP15..0 + 1 | ldMAR, mxMAR1, mxMAR0, incSP, ldMDR, mxMDR1 | Step02  ldMAR, mxMAR1, mxMAR0, incSP, ldMDR, mxMDR1 |
| MEM[MAR] <= MDR7..0  FCBUS  0  1 | wrMEM  FCBUS  0  1 | Step03  wrMEM, br(if notFCBUS then step03) |
| MAR15..0 <= SP15..0  MDR7..0 <= PC7..0  SP15..0 <= SP15..0 + 1 | ldMAR, mxMAR1, mxMAR0, incSP, ldMDR, mxMDR1, mxMDR0 | Step04  ldMAR, mxMAR1, mxMAR0, incSP, ldMDR, mxMDR1, mxMDR0 |
| MEM[MAR] <= MDR7..0  FCBUS  0  1 | wrMEM  FCBUS  0  1 | Step05  wrMEM, br(if notFCBUS then step05) |
| MAR15..0 <= SP15..0  MDR7..0 <= PSW15..8  SP15..0 <= SP15..0 + 1 | ldMAR, mxMAR1, mxMAR0, incSP, ldMDR, mxMDR2, mxMDR1 | Step06  ldMAR, mxMAR1, mxMAR0, incSP, ldMDR, mxMDR2, mxMDR1 |
| MEM[MAR] <= MDR7..0  FCBUS  0  1 | wrMEM  FCBUS  0  1 | Step07  wrMEM, br(if notFCBUS then step07) |
| MAR15..0 <= SP15..0  MDR7..0 <= PSW7..0  SP15..0 <= SP15..0 + 1 | ldMAR, mxMAR0, mxMAR1, ldMDR, mxMDR2, incSP | Step08  ldMAR, mxMAR0, mxMAR1, ldMDR, mxMDR2, incSP |
| MEM[MAR] <= MDR7..0  FCBUS  0  1 | wrMEM  FCBUS  0  1 | Step09  wrMEM, br(if notFCBUS then step09) |
| BR2..0 <= UEXT2..0 | ldBR | Step0A  ldBR |
| MAR15..0 <= IVTP15..0 + IVTDSP15..0 | ldMAR, mxMAR2, mxMAR0 | Step0B  ldMAR, mxMAR2, mxMAR0 |
| MDR7..0 <= MEM[MAR]  FCBUS  0  1 | ldMDR, rdMEM  FCBUS  0  1 | Step0C  ldMDR, rdMEM, br(if notFCBUS then step0C) |
| MAR15..0 <= MAR15..0 + 1  DWH7..0 <= MDR7..0 | incMAR,  ldDWH | Step0D  incMAR, ldDWH |
| MDR7..0 <= MEM[MAR]  FCBUS  0  1 | ldMDR, rdMEM  FCBUS  0  1 | Step0E  ldMDR, rdMEM, br(if notFCBUS then step0E) |
| DWL7..0 <= MDR7..0 | ldDWL | Step0F  ldDWL |
| PC15..0 <= DW15..0 | ldPC, mxPC1 | Step10  ldPC, mxPC1 |
| INTR <= 0, FETCH <= 1  **INTR** | clINTR, stFETCH  **INTR** | Step11  clINTR, stFETCH, br step00 |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | Универзитет у Београду  Електротехнички факултет | | | | |
| Име и презиме | | Индекс | Потпис | Пројекат | |
|  | |  |  |
| Назив  Основи рачунарске технике 2 | | | | Датум | Страна |